




Figure 03-01.

Convert Art





Figure 03-02.

Convert Art



At time t_0 the four instructions are in stage S0.

All four are in S1 at time t_0+1 and in S2 at t_0+2 . New instructions fill stages S0 and S1.

At time t_0+3 only $i1$ and $i2$ pass to S3. $i3$ and $i4$ remain in S2. No new instructions are fetched.

At time t_0+4 $i1$ passes to the back-end. $i2$ remains in S3; $i3$ and $i4$ remain in S2. No new instructions are fetched.

At time t_0+5 $i2$ passes to the back-end. $i3$ and $i4$ pass to S3. The instructions in S1 and S0 can progress and new instructions are fetched.

Figure 03-03.

Convert Art




Figure 03-04.

Convert Art




Figure 03-05.

Convert Art



Converte Art

Figure 03-06.




Figure 03-07.

Convert Art

15

If “cond. expr” then S1 else S2





Figure 03-08.

Convert Art



Convert Art

Figure 03-09.






Figure 03-10.

Convert Art



Convert Art

Figure 03-11.



Convert Art

Figure 03-12.